



UNITED STATES PATENT AND TRADEMARK OFFICE

ff

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/782,743	02/13/2001	Howard E. Rhodes	303.592US1	9680
21186	7590	11/28/2003	EXAMINER	
SCHWEGMAN, LUNDBERG, WOESSNER & KLUTH, P.A.			PHAM, LONG	
P.O. BOX 2938			ART UNIT	
MINNEAPOLIS, MN 55402			PAPER NUMBER	

2814

DATE MAILED: 11/28/2003

Please find below and/or attached an Office communication concerning this application or proceeding.

Office Action Summary	Application No. 09/782,743	Applicant(s) RHODES, HOWARD E.	
	Examiner Long Pham	Art Unit 2814	

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133).
- Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

- 1) ☐ Responsive to communication(s) filed on ____.
- 2a) ☒ This action is **FINAL**. 2b) ☐ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

- 4) ☒ Claim(s) 1-6, 9, 10, 36, 38, 45-55 and 57-59 is/are pending in the application.
- 4a) Of the above claim(s) ____ is/are withdrawn from consideration.
- 5) ☒ Claim(s) 1-4, 45-48 and 57-59 is/are allowed.
- 6) ☒ Claim(s) 5, 6, 9, 10, 36, 38, and 49-55 is/are rejected.
- 7) ☐ Claim(s) ____ is/are objected to.
- 8) ☐ Claim(s) ____ are subject to restriction and/or election requirement.

Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☐ The drawing(s) filed on ____ is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.
 Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
 Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. §§ 119 and 120

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
 a) ☐ All b) ☐ Some * c) ☐ None of:
 1. ☐ Certified copies of the priority documents have been received.
 2. ☐ Certified copies of the priority documents have been received in Application No. ____.
 3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).
 * See the attached detailed Office action for a list of the certified copies not received.
- 13) ☐ Acknowledgment is made of a claim for domestic priority under 35 U.S.C. § 119(e) (to a provisional application) since a specific reference was included in the first sentence of the specification or in an Application Data Sheet. 37 CFR 1.78.
 a) ☐ The translation of the foreign language provisional application has been received.
- 14) ☐ Acknowledgment is made of a claim for domestic priority under 35 U.S.C. §§ 120 and/or 121 since a specific reference was included in the first sentence of the specification or in an Application Data Sheet. 37 CFR 1.78.

Attachment(s)

- | | |
|--|---|
| 1) <input type="checkbox"/> Notice of References Cited (PTO-892) | 4) <input type="checkbox"/> Interview Summary (PTO-413) Paper No(s). ____. |
| 2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948) | 5) <input type="checkbox"/> Notice of Informal Patent Application (PTO-152) |
| 3) <input type="checkbox"/> Information Disclosure Statement(s) (PTO-1449) Paper No(s) ____. | 6) <input type="checkbox"/> Other: _____ |

DETAILED ACTION

Rejections and/or objections as previously applied

1. Claims 5 and 6, as written, taught, and understood, are rejected under 35 U.S.C. 102(a) as being anticipated by Liu (US '861).

Liu teaches a method comprising (see figures 1-6 and col. 1, line 20 to col. 4, line 35):

preparing a substrate 10;

forming a first gate structure 32 including a P well 12 without a mask; and

forming a second gate structure 30 including an N well 14 using only one mask, wherein forming a second gate structure including an N well 14 using only one mask comprises: forming a deep N well 14.

2. Claims 49, 50, 51, 52, 53, and 54 are rejected under 35 U.S.C. 103(a) as being unpatentable over Liu (US '861) as applied to claims 5 and 6 above, and further in view of Gardner et al. (US '471).

Liu teaches forming the gate structures and the PWELL 12 on the substrate but fails to teach that the substrate is doped n-type as recited in present claim 49.

However, the formation of gate structures or MOS devices on a substrate of n-type or p-type conductivity is well-known to one skilled in the semiconductor art.

Liu teaches forming the first gate structure 32 by an in-situ process, but fails to teach the first gate structure is formed by one blanket implantation as recited in present claim 50.

Gardner teaches a method for forming a CMOS device in which a doped polysilicon layer for forming gate structures is formed by blanket implantation. See figure 1A and col. 5, lines 25-40.

It would have been obvious to ***one of ordinary skill in the art of making semiconductor devices*** form the first gate structure by blanket implantation because in doing so the use of masking is avoided.

Gardner fails to teach energy for the implantation as recited in present claims 50, 52, and 53.

However, it would have been obvious to one of ordinary skill in the art of making semiconductor devices to determine the workable or optimal value for the implantation energy through routine experimentation and optimization to obtain optimal or desired device performance because the implantation energy is a result-effective variable and there is no evidence indicating that the implantation energy is critical or produces any unexpected results and it has been held that it is not inventive to discover the optimum or workable ranges of a result-effective variable within given prior art conditions by routine experimentation. See MPEP 2144.05.

Liu teaches forming the PWELL without using masking but fails to teach that the PWELL has a depth as recited in present claims 51, 52, and 54.

However, it would have been obvious to one of ordinary skill in the art of making semiconductor devices to determine the workable or optimal value for the depth of the PWELL through routine experimentation and optimization to obtain optimal or desired device performance because the depth of the PWELL is a result-effective variable and there is no evidence indicating that the depth of the PWELL is critical or produces any unexpected results and it has been held that it is not inventive to discover the optimum or workable ranges of a result-effective variable within given prior art conditions by routine experimentation. See MPEP 2144.05.

Claim Rejections - 35 USC § 103

3. Claims 9, 10, and 55, as written, taught, and understood, are rejected under 35 U.S.C. 103(a) as being unpatentable over Liu (US '861).

Liu teaches a method comprising (see figures 1-6 and col. 1, line 20 to col. 4, line 35):

preparing a substrate 10;

forming a first gate structure 32 including a P well 12 without a mask; and

forming a second gate structure 30 including an N well 14 using only one mask, wherein forming a second gate structure including an N well 14 using only one mask comprises: forming a deep N well 14.

Liu fails to teach the value for the depth of the P well as recited in present claim 9.

However, it would have been obvious to ***one of ordinary skill in the art of making semiconductor devices*** to determine the workable or optimal value for the depth of the well through routine experimentation and optimization to obtain optimal or desired device performance because the depth of the well is a result-effective variable and there is no evidence indicating that claimed value is critical and it has been held that it is not inventive to discover the optimum or workable ranges of a result-effective variable within given prior art conditions by routine experimentation. See MPEP 2144.05.

Liu teaches forming the first and second gate structures on a substrate but fails to teach that the substrate is doped n-type as recited in present claim 54.

However, the formation of gate structures or MOS devices on a substrate of n-type or p-type conductivity is well-known to one skilled in the semiconductor art.

4. Claim 36, as written, taught, and understood, is rejected under 35 U.S.C. 102(a) as being anticipated by Liu (US '861).

Liu teaches a method comprising (see figures 1-6 and col. 1, line 20 to col. 4, line 35):

forming a first gate structure 32 including a P well 12 without a mask;

masking the P well; and

forming a second gate structure 30 including an N well 14 in at least the N well.

5. Claim 38, as written, taught, and understood, is rejected under 35 U.S.C. 103(a) as being unpatentable over Liu (US '861) in view of Gardner et al. (US '471).

Liu teaches a method comprising (see figures 1-6 and col. 1, line 20 to col. 4, line 35):

forming a first gate structure 3 including a P well 12;

masking the P well; and

forming a second gate structure 30 including an N well 14 using only one mask.

Liu further teaches that the first gate structure is formed to have a first conductivity using in-situ process in the substrate but Liu fails to teach that the first conductivity is introduced into the first gate structure by one blanket implantation as recited in present claim 38.

Gardner teaches a method for forming a CMOS device in which a doped polysilicon layer for forming gate structures is formed by blanket implantation. See figure 1A and col. 5, lines 25-40.

It would have been obvious to ***one of ordinary skill in the art of making semiconductor devices*** form the first gate structure by blanket implantation because in doing so the use of masking is avoided.

Response to Arguments

6. Applicant's arguments filed 09/08/03 have been fully considered but they are not persuasive. See below.

With respect to the applicant's arguments in the bottom paragraph on page 7 and the second paragraph on page 8 of the amendment filed 09/08/03, it is

submitted that figure 2 of Liu shows a first gate structure (left of the figure 2) including a P well 12 is formed without using a mask.

With respect to the applicant's arguments in the second full paragraph on page 9 of the amendment filed 09/08/03, it is submitted that Garder is being relied merely on for the teaching of forming a gate structure by blanket implantation to avoid additional masking. See the rejection.

With respect to the applicant's arguments in paragraph connecting pages 9 and 10 of the amendment filed 09/08/03, it is submitted that Garder is being relied merely on for the teaching of forming a gate structure by blanket implantation to avoid additional masking. Further, Liu teaches forming the first gate structure including a P well. See the rejection.

With respect to the applicant's arguments in the second full paragraph on page 9 of the amendment filed 09/08/03, it is submitted that figure 2 of Liu shows a first gate structure (left of the figure 2) including a P well 12 is formed without using a mask.

7. With respect to the applicant's arguments in the paragraph on page 11 of the amendment filed 09/08/03, it is submitted that the motivation for combining teaching of Gardner with Liu's teaching is clearly recited in the rejection.

Allowable Subject Matter

8. Claims 1-4, 45-48, and 57-59 are allowed.

Conclusion

9. **THIS ACTION IS MADE FINAL.** Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).


A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory

action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of this final action.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Long Pham whose telephone number is 703-308-1092, the phone number after Jan 12, 2004 would be 571-272-1714. The examiner can normally be reached on M-F, 8:30AM-5:00PM.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Wael Fahmy can be reached on 703-308-4918, the phone number after Jan 12, 2004 would be 571-272-1705. The fax phone number for the organization where this application or proceeding is assigned is 703-746-4082.

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the receptionist whose telephone number is 703-308-0956.



Long Pham
Primary Examiner
Art Unit 2814

L. P.